

Please amend the claims as follows:

1. (original) A method of manufacturing a vertical insulated gate transistor comprising the steps of:

providing a semiconductor body having opposed first and second major surfaces;

forming a trench extending vertically from the first major surface towards the second major surface;

forming a gate dielectric layer on the sidewalls and base of the trench;

depositing a conducting gate material layer on the gate dielectric layer on the sidewalls and base of the trench;

carrying out a spacer etch to remove the gate material layer from the base of the trench leaving gate material on the sidewalls forming gate elements;

filling dielectric into the trench between the sidewalls; and

forming a gate electrical connection layer across the top of the trench electrically connecting the gate material layer across the trench.

2. (original) A method of manufacturing a vertical insulated gate transistor according to claim 1 further comprising:

forming a hard mask defining an opening on the first major surface of the semiconductor body; and

etching the semiconductor body through the opening in the hard mask to pattern the trench.

3. (currently amended) A method according to claim 1-~~or~~ 2 wherein the step of forming a gate electrical connection layer includes covering the semiconductor body with a conducting layer and patterning the gate electrical connection layer to span the trench above the first major surface and the dielectric.

4. (currently amended) A method according to ~~any preceding claim~~claim 1 wherein the step of filling dielectric into the trench includes the steps of depositing dielectric and etching back the dielectric.

5. (original) A method according to claim 4 wherein:

the step of etching back the dielectric defines a gap at the top of the trench; and

the step of forming a gate electrical connection layer includes depositing conducting material on the first major surface

to fill the gap and to define a plug at the top of the trench and planarising the gate electrical connection layer to remove the electrical connection layer from the first major surface but to leave the plug in the trench in place.

6. (currently amended) A method according to ~~any preceding~~  
~~claim~~claim 1 further comprising the steps of:

depositing a gate-source insulating layer over the trench to isolate the gate electrical connection layer; and

depositing a source conducting layer over the gate source insulating layer and the first major surface so that the source conducting layer is in electrical contact with the semiconductor body but insulated from the gate electrical connection layer.

7. (original) A semiconductor device, comprising:

a semiconductor body having opposed first and second major surfaces, the semiconductor body having a highly doped drain layer of a first conductivity type and lower doped body layer on the highly doped layer facing the first major surface;

a trench extending into the semiconductor body from the first major surface defining opposed sidewalls and a base;

a source region of the first conductivity type laterally adjacent to the trench at the first major surface;

a gate dielectric on the sidewalls and base of the trench;  
opposed gate elements on the sidewalls of the trench but not  
on the base of the trench;

an insulating filler extending upwards from the base of the  
trench between the gate elements; and

a gate electrical connection layer at the top of the trench  
above the insulating filler, the gate electrical connection layer  
connecting the gate elements across the trench.

8. (original) A semiconductor device according to claim 7 wherein  
the top of the insulating filler is level with the top of the  
trench and the gate electrical connection layer extends across the  
top of the trench above the filler.

9. (original) A semiconductor device according to claim 8 wherein  
the gate electrical connection layer is a plug in the trench above  
the insulating filler.

10. (original) A semiconductor device according to claim 9  
wherein the top of the plug is planarised to be level with the top  
of the trench.

11. (currently amended) A semiconductor device according to ~~any of claims 7 to 10~~claim 7 further comprising a gate-source dielectric isolation layer above the gate electrical connection layer and a source conducting layer isolated from the gate electrical connection layer by the gate-source dielectric isolation layer and in contact with the source region.

12. (currently amended) A semiconductor device according to ~~any of claims 7 to 11~~claim 7 further comprising:

a low doped drain layer over the highly doped drain layer and underneath the body layer, the trench extending through the body layer into the low doped drain layer; and  
a dielectric plug at the base of the trench.